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ABSTRACT
A decoder for ﬂash analog-to-digital converters with
short critical path, regular structure, and small area is
presented. The decoder is based on 2:1 multiplexers con-
nected as a tree. Each level of the tree divides the input
thermometer scale in two and calculates one of the bits in
the binary output. In comparison with the Wallace tree
decoder and the folded decoder the length of the critical
path is approximately reduced to one third and one half,
respectively. The amount of hardware is also reduced,
which is likely to translate to a power saving, compared
with the Wallace tree decoder and the folded decoder.
1. INTRODUCTION
High speed analog-to-digital converters (ADCs) are often
based on a ﬂash structure [1][2][3]. In these circuits, the
input signal is applied to the inputs of compara-
tors, where is the number of bits. Each comparator is
connected to a reference voltage commonly generated by
a resistive ladder. The output of a comparator is high if
the input voltage is larger than the reference voltage at
the input of the comparator, otherwise the output is low.
Hence the output pattern corresponds to thermometer
code. In Fig. 1 this code is decoded to binary code by the
( )-to- decoder. The decoder inputs are latched
to hold the inputs at stable digital zeroes or ones between
each sample. For low-resolution and low-speed convert-
ers, the input to the decoder will indeed be a perfect ther-
mometer code. However, as the resolution is increased
the bubble error rate increases, especially if the speed is
increased as well.
The “bubbles” are digital zeros introduced in the code,
mainly due to the following error sources [1][2][3][4].
The ﬁrst source is the uncertainty introduced in the effec-
tive sampling instant of the comparators. This is due to
the global signal propagation over a long distance, which
introduces a timing difference between the signal lines
and the clock lines. Two other sources are the metastabil-
ity and error probability of the comparators, such as off-
set, cross talk, limited bandwidth, etc. [1][4].
2. DECODERS
2.1 ROM decoder
A common approach to decode the thermometer code is
to use a gray or binary-encoded ROM. The appropriate
row in the ROM is selected by using a circuit that has
the output of comparator and the inverse of compara-
tor as inputs. The output is high if the output of
comparator is high and the output of comparator
is low. This may be realized by, e.g., a 2-input
AND gate, where one input is inverted. However, this
solution selects multiple rows if bubble errors occur,
which introduces large errors in the output of the decoder
[1][2]. If only single bubble errors occur, this can be cor-
rected for by using 3-input NAND gates, as illustrated in
Fig. 2. This solution removes all bubble errors if they are
separated by at least three bits in the thermometer scale.
The main advantage of the ROM decoder approach is
that it is simple and straightforward to design. It is, how-
ever, a slow and power consuming solution.
Figure 1: Illustration of a ﬂash ADC.
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Figure 2: Flash ADC with ROM decoder.
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OUTAnother disadvantage is that as the speed increases, more
bubble errors are introduced and a more advanced bubble
error correction scheme than the 3-input NAND is
required. This further reduces the speed of the decoder as
well as adds to the overall power consumption.
2.2 Ones-counter decoder
The output of a thermometer-to-binary decoder is the
number of digital ones on the input, represented in, e.g.,
gray or binary code. This is utilized when using a ones-
counter as a decoder and gives the same result as the bit
swapping technique [5]. However, the bit swapping tech-
nique also requires a thermometer decoder, since the out-
put is a bubble error corrected thermometer code. Using
the ones-counter the output is the decoded binary code
and it also applies global bubble error correction/sup-
pression [1]. Another beneﬁt of the approach of using the
ones-counter as a decoder is that depending on the speed
requirement on the ADC a suitable ones-counter topol-
ogy may be selected by a speed for power trade-off. For
high-speed applications the Wallace tree topology in
Fig. 3 is a good choice [1][6][7].
2.3 Folded Wallace tree decoder
In a folded ﬂash ADC, the idea is to reduce the amount of
hardware by using the same comparator for different ref-
erence voltages [8]. This is the idea the folded Wallace
tree decoder shown in Fig. 4 is based on [7]. The size of
the Wallace tree and the delay is depending on the num-
ber of bits that are to be added, i.e. the width of the base
of the tree. The idea is to split the output of the compara-
tors into different intervals. They are multiplexed to a
single Wallace tree decoder, which is reduced in size
compared with the full one in [1]. A full adder may be
constructed from three 2:1 multiplexers with two multi-
plexers in the critical path. Hence, according to [7] the
number of 2:1 multiplexers needed ( ) and the critical
path ( ) for the folded decoder is
(1)
, (2)
respectively. Each is equal to the propagation delay
of a 2-input XOR gate ( ) which is similar to the
propagation delay of a 2:1 multiplexer ( )
[7][9][10].
3. THE MULTIPLEXER BASED DECODER
This section will ﬁrst describe the idea behind the pre-
sented multiplexer based decoder and second describe
how it can be generalized. For an -bit ﬂash ADC the
most signiﬁcant bit ( ) of the binary output is high if
more than half of the outputs in the thermometer scale
are logic one. Hence is the same as the thermome-
ter output at level . To ﬁnd the value of the second
most signiﬁcant bit ( ) the original thermometer
scale is divided into two partial thermometer scales, sep-
arated by the output at level . The partial thermom-
eter scale to decode is chosen by a set of 2:1
multiplexers, where the previous decoded binary output
is connected to the control input of the multiplexers.
is then found from the chosen partial thermom-
eter scale in the same way as was found from the
full thermometer scale. The chosen scale is thereby the
scale that contains the information about , i.e.
the lower partial thermometer scale if the output at level
is logic zero otherwise the upper partial thermom-
eter scale is used.
This is continued recursively until only one 2:1 multi-
plexer remains. Its output is the least signiﬁcant bit of the
binary output. The decoder scheme is illustrated by the 4-
bit multiplexer based decoder in Fig. 5. Due to the regu-
lar structure of this decoder it can easily be expanded to
operate in a system of higher resolution than 4 bits,
Figure 3: Wallace tree decoder for a 4-bit ﬂash ADC.
FA
FA
FA
FA
FA
FA
FA
FA
FA
FA
FA
C1
C2
Ci
C15
C3
C13
LSB
MSB
2k
yN
cN
Figure 4: Illustration of the folded Wallace tree
decoder.
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2N 1 –which is explained further below. The regular structure
should also be of beneﬁt in the physical layout. The out-
puts of the decoder is the equivalent binary value of
the thermometer code, where . The
column is the ﬁrst multiplexer column. Hence the
output is connected to the control inputs
of the multiplexers in column . This is also the out-
put of the decoder, where is the most sig-
niﬁcant bit of the binary output. The output of the
multiplexer in column is the least signiﬁcant
bit of the binary output, i.e. .
In general, for an -bit ﬂash ADC the thermometer out-
put has levels ( ). The thermometer output
or multiplexer output is connected to the ‘0’
( ) or ‘1’ ( ) input of the multi-
plexer of level and column ,
where . Hence the presented
decoder requires
(3)
2:1 multiplexers. The critical path in units of
becomes
. (4)
The gain of using the presented decoder is evident from
comparison of equations (1) and (3), and equations (2)
and (4). The required hardware for the decoder in units of
2:1 multiplexer is less than for the folded decoder. In
addition, since the “MUX Control” in Fig. 4 adds a long
delay if the level of folding is larger than 4 ( ) [7].
Hence, for a system with a resolution of at least 4 bits the
critical path in units of is lower for the presented
decoder than compared to the folded decoder.
4. COMPARISON OF THE APPROACHES
The presented decoder show promising properties in
terms of amount of hardware and critical path. If instead
a ones-counter is used as the decoder it allows speed ver-
sus power trade-off not only by directly trading power for
speed, but also in terms of choosing an appropriate ones-
counter/adder topology. For the ROM decoder the power
consumption is to a large extent set by the manufacturing
process used, and the ROM decoder may limit the speed
in high-speed applications [1]. Matlab models have
therefore been developed to further investigate the differ-
ent approaches. The timing difference between the
signal lines and the clock lines is assumed to have a
Gaussian distribution
. (5)
Assuming the input to be a sinusoid with the peak-to-
peak magnitude equal to the full scale voltage
( ) and with the frequency . The effect
of the timing difference can then be modelled by a Gaus-
sian distributed offset voltage ,
, (6)
on the input of the comparators, as shown in Fig. 6. The
results of the simulations are shown in Fig. 7.
Figure 5: Multiplexer based decoder for bits,
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Figure 7: Effective number of bits (ENOB) for the
different decoders as a function of standard
deviation of the timing differences between
the clock lines and signal lines
( bits).
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bubble error correction logic in the ROM decoder, where
3-input NAND gates are used to suppress bubble errors
(Fig. 2). The output of gate generates the corrected
thermometer code for level and gate has the levels
, and as inputs. From Fig. 7 it is seen
that the effective number of bits (ENOB) is equal or
higher for the ones-counter decoder, compared with the
other solutions. Hence the approach of using a ones-
counter yields higher performance of the ADC in terms
of effective number of bits. For small the performance
of the ones counter is comparable to the presented multi-
plexer based decoder. The latter has however a lower
hardware cost and shorter critical path. Hence for small
the presented decoder seems to be the best choice
among the ones we have compared in terms of hardware
cost and critical path. For larger a trade-off has to be
done between higher performance in terms of ENOB for
the ones-counter, or less hardware and shorter critical
path for the presented decoder. From Fig. 7 it is also seen
that the presented decoder gives the same or better per-
formance than the 3-input NAND solution. The NAND
gates are however only used for bubble error correction.
A decoder has to decode the output of the NAND gates,
which is usually done with a ROM.
A comparison of the performance between the Wallace
tree decoder, the 4-level folded decoder, and the pre-
sented decoder is given in Table 1. The performance is
measured in terms of amount of hardware and length of
the critical path.
As seen in Table 1, the hardware is signiﬁcantly reduced
when using the folded decoder. For the 4-level folded
decoder ( ), the number of multiplexers are
reduced by more than 50 % compared to the Wallace tree
decoder in [1]. If the multiplexer based decoder is used
the amount of hardware is reduced by another 30 %. This
is likely to translate to a power saving.
Table 1 also indicates that the suggested solution has the
potential of being faster than the Wallace tree decoder
and the folded decoder, since its critical path is shorter
than the others. This also makes it possible for some
trade-off in the decoder. The speed of each device may be
reduced, which is likely to further reduce the power con-
sumption.
5. CONCLUSIONS
Our study shows that the presented multiplexer based
decoder is an attractive approach for designing thermom-
eter-to-binary code decoders. The amount of hardware
and area consumption is less than compared to the other
presented decoders and the critical path is shorter. This
should make it possible to design for lower power con-
sumption. The study also shows that for small timing dif-
ferences between the clock lines and the signal lines the
multiplexer based decoder and the ones-counters has
comparable performance in terms of effective number of
bits. The multiplexer based decoder then appears as the
best choice. For larger timing differences there is a trade-
off between effective number of bits, and hardware cost
and critical path. If the latter is important the multiplexer
based decoder should be used.
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Type of decoder N.o. MUX’s Criticalpath
Wallace tree decoder
(k=0)
171 MUX 18
4-level Folded decoder
(k=2)
81 MUX 12
Presented decoder 57 MUX 5
Table 1: Performance comparison for a 6-bit ﬂash
ADC.
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